Abstract-A 15-bit 125-MS/s two-channel time-interleaved pipelined ADC is fabricated in a 0.18 m CMOS technology, and achieves 91.9 dB SFDR, 69.9 dB SNDR for a 9.99 MHz input. This ADC incorporates a single sample-and-hold amplifier which employs a precharged circuit configuration to mitigate performance requirements for its opamp. Digital background calibration is applied to maintain the conversion linearity of each A/D channel and also correct both gain and offset mismatches between the two channels. Excluding I/O buffers, the chip occupies an area of 4.3 4.3 mm 2 and dissipates 909 mW from a 1.8 V supply.
I. INTRODUCTION
N YQUIST-RATE analog-to-digital converters (ADCs) of more than 12-bit resolution have been predominantly realized using the pipelined analog-to-digital conversion (A/D) architecture. In switched-capacitor pipelined ADCs, the linearities of sample-and-hold amplifiers and pipeline stages are ensured by using high-gain opamps with capacitor feedback. Pipelined ADCs of more than 14-bit resolution can be achieved by incorporating digital calibration (either foreground or background) to mitigate the requirements for device matching and opamps' DC gain [1] - [3] . The maximum sampling rate of a pipelined ADC is mainly determined by the achievable operating speed of its internal high-gain opamps.
The time-interleaved (TI) architecture which contains more than one A/D channels to share the conversion operations can overcome the speed limitation imposed by their internal circuit blocks [4] . However, the overall accuracy of a TI ADC can be degraded by the gain, offset, and sampling phase mismatches among its A/D channels. Many calibration techniques have been developed to correct the A/D errors caused by these mismatches. To take advantage of low-cost digital circuits in scaled CMOS technologies, there are calibration schemes that can execute the calibration procedures continuously in the background, while requiring no external reference signals or extra A/D channels [5] , [6] . These schemes are able to extract mismatch information directly from the ADC's digital outputs. These techniques usually involve complicated signal processing in the digital domain. They also impose certain requirements on the ADC's input signal, e.g., it must be band-limited and asynchronous with the ADC's sampling clock.
In this paper, we present a 15-bit 125-MS/s CMOS TI ADC which consists of two pipelined A/D channels. This ADC incorporates a single sample-and-hold amplifier (SHA) to avoid sampling phase mismatch. The SHA uses a precharged circuit configuration to mitigate the performance requirements for its opamp which has to operate at a maximum clock rate of 125 MHz. Digital background calibration is employed to maintain the conversion linearity of each A/D channel and also correct both gain and offset mismatches between the two channels. The calibration is proceeded continuously in the background without interrupting the normal A/D operations. The calibration schemes incorporated in this ADC are robust since they do not rely on input signal condition. The ADC chip was fabricated in a 0.18 m 1P6M CMOS technology with MIM capacitors, and operates under a single 1.8 V supply.
The rest of this paper is organized as follows. Section II describes the overall architecture of this ADC. Section III details the design of the SHA. Section IV briefs the design of the pipeline stage under calibration and its operation principles. Section V describes the ADC's digital functional blocks for output encoding and correction. Section VI presents the experimental results of this ADC prototype. Section VII draws conclusions. Finally, an appendix provides theoretical study of opamp requirements for the SHA. Fig. 1 shows the block diagram of the TI ADC. It consists of a single sample-and-hold amplifier (SHA) and two identical pipelined A/D channels. The use of a single SHA can avoid any sampling skew error. The offset and gain mismatch between the two A/D channels are corrected in the back-end digital domain. The final digital output is obtained by multiplexing the outputs from the two A/D channels.
II. ADC ARCHITECTURE
Two random choppers, CHP1 and CHP2, are placed in front of the two A/D channels respectively to time interleave the SHA's outputs and also enable offset calibration [5] . The choppers are controlled by a binary-valued random sequence, .
Each A/D channel consists of 17 radix-2 1.5-bit switched-capacitor (SC) pipeline stages and a final 2-bit flash stage. The pipeline employs a correlation-based digital background calibration scheme to achieve high linearity [2] . A random sequence is injected into the pipeline to facilitate the pipeline calibration. Normally, 15 stages are sufficient to generate an effective 15-bit resolution in this design. Three extra stages are added to obtain more resolution when perform calibration 0018-9200/$25.00 © 2007 IEEE measurement, and to reduce truncation errors in the digital calibration logic.
III. SAMPLE-AND-HOLD AMPLIFIER (SHA)
A single SHA is used in this TI ADC. Unlike the following A/D channels, the SHA is required to operate at the ADC's full sampling rate. To mitigate opamp's performance requirements, the SHA in this design is based on a precharge scheme [7] , which is briefed in Section III-A. The original design is sensitive to output network mismatch. Thus, a modified design was adopted and described in Section III-B. The SHA's circuit design is covered in Section III-C. Fig. 2 shows the schematic of a precharged SHA (PC-SHA) [7] . In this SHA, the and clocks control the operation of the SHA, while the and clocks demultiplex the SHA's outputs to one of the A/D channels. During the sample mode ( and ), the input not only drives the and sampling capacitors but also precharges the SHA's output nodes, including the input capacitive loadings of A/D channel 1, and . During the sample mode ( and ), the input capacitive loadings of A/D channel 2, and , are precharged instead. During the sample-mode period, the opamp's outputs are equalized by the S0 switch, thus, the two output coupling capacitors, and , are added. The PC-SHA's steady-state output in the hold mode ( ) can be expressed as (1) where is the opamp's DC voltage gain, , and are the sampled voltages stored on , and respectively during the preceding sample mode. Equation (1) shows that the combination of precharging and output capacitor coupling reduces the opamp's DC gain requirement. The voltage difference between and and the difference between and are mainly due to the time difference between the falling edges of and . For bottom-plate sampling, the clock turns off the switches under its control before the clock does. In this case, it is desirable to make the time difference between and small so that and . When the SHA is switched from the sample mode to the hold mode, the voltage changes at the opamp's output can be expressed as (2) Thus, the combination of output capacitor coupling and precharging also reduces the opamp's output voltage swing requirement, which leads to lower distortion.
A. Precharged SHA (PC-SHA)
The time constant for a PC-SHA to settle during the hold mode is larger than that for a traditional flip-around SHA. However, the overall settling time for a PC-SHA is shorter, since it takes less number of time constant for the opamp to reach the voltage change of (2) if and [7] . If a maximum slew rate for the opamp's outputs is imposed, the PC-SHA's settling time advantage is even greater, since its reduced output swing also mitigates the slew-rate effect.
The precharge operation is to preset the SHA's outputs, and , close to their respective final values in the succeeding hold-mode period, thus relaxing the performance specifications for the opamp. For a single-channel pipelined ADC, extra time period has to be allocated for the precharging operation. However, in a two-channel TI ADC system, the SHA's precharge phase and the succeeding hold phase constitute only the sample phase for either one A/D channel, thus no extra time slot is needed.
B. Buffered-Precharged SHA (BP-SHA)
However, the PC-SHA's linearity can be degraded by the mismatches between the S3-S4 output network and the S5-S6 output network. Fig. 3 shows the PC-SHA's single-ended circuit configuration during the sample mode and the hold mode. The S3 and S5 switches are modeled as two voltage-controlled resistors, and . During the sample phase, the -network is connected to the node. During the sample phase, the -network is connected to the node. If there are mismatches between the -and -networks, the -to-frequency response is varied due to different output loading, as the SHA alternating between the and phases. Furthermore, when the SHA is being switched from the sample mode to the hold mode, charges are injected into the node with the S1 switch being turned off. If there are mismatches between the -and -networks, the changes due to charge injection in the phase is different from that in the phase. A single-ended PC-SHA similar to the circuits of Fig. 3 is simulated, in which the input is a single-tone signal at frequency. The effect of output network variation in the and phases is manifested as a spurious tone at frequency in the output, where is the sampling frequency. Fig. 4 shows the magnitude of this spurious tone relative to the signal in the output. It is assumed that the opamp is ideal, MHz, MHz, pF, pF, , , and , where and pF. The S1 switch is realized with a 0.18 m n-channel MOSFET with m and m. A constantbootstrapping circuit is used for S1 gate control [8] . The mismatches between the -and -networks are represented by and . It is required that and in order to reduce this spurious tone to less than dB. To mitigate the above mismatch effects, the bufferedprecharged SHA (BP-SHA) shown in Fig. 5 is proposed for this ADC design. Two unity-gain buffers, B1 and B2, are added so that the -to-frequency response can remain the same during either the sample phase or the sample phase. By inserting the S5 and S6 switches, the charge injection from the S1 and S2 switches can no longer affect the final output in the hold mode. The charge injections from the additional S5 and S6 switches as well as mismatches between the output multiplexer networks have little effect on the final value during the hold mode. Also shown in Fig. 5 are the CHP1 and CHP2 choppers previously shown in Fig. 1 . This SHA samples the input using the clock at sampling frequency MS/s. Each chopper consists of 4 analog switches controlled by either the or clocks with a frequency at . The polarity of the choppers' outputs is controlled by a binary random sequence alternating between 1 and 0. Both S1 and S2 switches are constantbootstrapped switches [8] , which can reduce the distortion of the input sampling network.
C. SHA Circuit Design
Fig . 6 shows the schematic of the SHA's core opamp. The fully differential two-stage configuration consists of a telescopic first stage followed by a common-source second stage. The and capacitors provide conventional current-buffering Miller compensation [9] . The and capacitors are added to improve gain margin [10] . Two separate switched-capacitor common-mode feedback circuits are used to generate control voltages and for the first and second stages of the opamp. The input common-mode voltage is set to 0.95 V, and the output common-mode voltage is set to 1.15 V. The opamp can provide a differential output voltage range of 1.9 V. The overall DC voltage gain of the opamp is more than 90 dB. The opamp dissipates 100 mW of power and achieves a unity-gain frequency of 1.66 GHz when capacitors are pF, pF, and pF. Fig. 7 shows the schematic of the B1 and B2 unity-gain buffers. It is a simple single-stage amplifier with an open-loop DC voltage gain of 32 dB. Each buffer dissipates 13 mW of power while driving a total output capacitive load of 7 pF, while delivering a unity-gain frequency of 2.3 GHz and a slew rate of 1 V/nsec. The behavior of this buffer may deviate from an ideal one due to offset and low open-loop voltage gain of the amplifier. This non-ideal buffer behavior is not crucial in determining the final SHA's output in the hold mode, but the deviation results in a less accurate precharge operation. As manifested in (1), poor precharge operation increases the values of and , and demands an increase in the opamp's voltage gain, , to maintain the SHA's linearity. A poor precharge operation also dictates a larger opamp's output change in the hold mode than the of (2), which may lead to a longer hold-mode settling time. Fig. 7 is directly used as an unity-gain buffer. As clearly shown in Fig. 4 , the BP-SHA is almost immune to both and mismatches. The overall transconductance ( ) and DC gain ( ) requirements for BP-SHA's core opamp and buffers can be found in the Appendix. This theoretical study shows that there are and trade-offs between the core opamp and buffers. By choosing a proper precharge error, , defined in the Appendix, it is possible to find a optimal design with minimal power consumption. However, optimal design was not pursued in this design due to design time constrain. The core opamp was modified from a flip-around SHA (FA-SHA) design. Speed was enhanced by pushing non-dominant poles to higher frequencies. This was made possible by the relaxing specifications for slew rate and output voltage range.
It is difficult and beyond the scope of this paper to theoretically compare the performance between a BP-SHA and a FA-SHA. The and requirements for FA-SHA's opamp can also be found in the Appendix. From our own experience, the FA-SHA's speed is greatly limited by the demand of both high and large output voltage range. The speed cannot be further increased by simple device scaling due to phase margin consideration. Using similar opamp, we were able to design a BP-SHA with better speed performance. Fig. 8 (6) where . Fig. 9 shows a modified pipeline stage that facilitates background calibration [2] . The schematic is identical to that of Fig. 8 , except that the capacitor is split into equal fragments. Thus, we have . When , all the capacitors are connected to , except the capacitor which is connected to . The signal is a digital binary-valued sequence generated from a pseudo random generator. To measure , the value of alternates between and 0. To measure , alternates between and 0. Fig. 10 shows the scheme of digital background calibration. The output of the th pipeline stage is digitized by a backend -ADC with a corresponding digital output. The -ADC comprises of the th, , pipeline stages. With injection of the signal, becomes
IV. PIPELINE STAGE
where (8) The last two terms in (7) are due to injection. Assume the -ADC has a linear transfer characteristic, then can be denoted as (9) The -ADC has a gain error of , an offset of and a quantization error of . Here, represents the specified stage gain and is the realized stage gain. The -ADC's output, , is correlated with a random sequence and then integrated on an accumulator. The signal has the same waveform pattern as the sequence but alternates between and . The accumulator's output, , is taken only after cycles of integration, where is the period of the pseudo-random sequence. In one period, the sequence needs to have equal number of and . The down-sampled output can be expressed as (10) In summary, is extracted by letting and connecting to the capacitor of the th pipeline stage, is extracted by letting . The value of can be preset to 0. Additional calibration data, , are calculated by using (11) Note that represents the magnitude of measured by the -ADC, and represents the magnitude of measured by the -ADC, To calibrate one pipeline stage, a total of 2 samples are required since and . Fig. 11 shows a pipelined ADC model. In this model, the analog output of the th stage is digitalized by the following back-end stages ( -ADC) which return the ( ) digital code. Once the th stage is calibrated and all calibration data are collected, including and for all and , the is encoded as (12) The last two terms on the right-hand side of (12) are required to remove the calibration signals introduced by , which manifest as the last two terms in (7). To reconfigure the th stage into a normal pipeline stage without injection, one can simply let and encodes as (13) With either (12) or (13) the relationship between and can be expressed as (14) where is the nominal gain of the th pipeline stage. Equation (14) shows that is indeed a digital representation of . The overall quantization error is reduced by the stage gain. Offset is neglected since it does not affect nonlinearity.
In this ADC design, only the first six stages in each A/D channel are subjected to background calibration, and adopt the circuit configuration of Fig. 9 . The number of fragments is four, i.e.,
. The remaining pipeline stages have the circuit configuration of Fig. 8 . In each A/D channel, the first six stages are implemented with identical capacitors and opamps. The nominal values of the capacitors are pF and pF. The opamps are similar to the one shown in Fig. 6 , and each consumes 47 mW of power. The opamps and capacitors are scaled by half in the next five stages. Another scaling by half is applied to the remaining stages. This ADC prototype was not optimized for minimum power consumption. cessor (CP) executes the calibration procedures described in Section IV, updating and calibration data constantly. To achieve 15-bit accuracy, the period of the pseudo-random sequence is chosen to be [2] . Assume there are pipeline stages in each A/D channel, and only the first stages are subjected to calibration. For pipeline stages with , we can simply choose where . Calibration is preceded backward and sequentially while the ADC performing its normal A/D conversion. Referring to Fig. 11 , we calibrate the th stage first using injection. Both and calibration data are extracted from . Then, we calibrate the th stage and extract both and data from . The procedure continues toward the first stage to complete one calibration cycle. The encoder in each pipeline stage uses either (12) or (13) to generate . The channel encoder output in Fig. 12 , represents the digital code in Fig. 11 . By applying (14) recursively and neglecting and offset, can be expressed as 
A. Gain Correction
The gain correction assumes the fact that all pipeline stages have the same basic configuration of Fig. 8 , and share identical reference voltage. From (4), (5), and (6), can be rewritten as (17) where . From (15), (16), and (17), neglecting quantization error, and letting for all have the same value, i.e., , we have
The above equation shows that a digital code with for all is to represent a analog input close to . On the other hand, a digital code with for all is to 
Since, for all in this design, the CP in Fig. 12 calculates the gain correction factor using
To achieve 15-bit accuracy, it requires that . Since in this ADC design, is dominated by the last term in (23). Furthermore, assume all pipeline stages are identical and , , then where and can be simply approximated by . Thus, to achieve 15-bit accuracy, we want , i.e., the DC gain of the opamps must be larger than or 96 dB. For this TI-ADC design, only the mismatch between the two channel can become A/D error, the DC gain requirement for the opamps is lessened.
B. Offset Extraction
Fig. 14 shows the signal-flow diagram for offset extraction, which is similar to the scheme employed in [11] and [5] . Since the input is scrambled by the CHP chopper, the only DC component in the digital stream is the DC offset of the A/D channel,
. The integration-and-dump scheme is used to extract the DC offset from the stream. The resulting output is taken only after every samples of integration of , where is the period of the binary pseudo-random sequence which controls the CHP chopper. The value of includes an estimation of the offset and a perturbation caused by the scrambled signal. Assuming that the magnitude of is uniformly distributed between and , its averaged power can be approximated by . The integration and dump function of the extractor can reduce the effect of this perturbation power by a factor of . Then, the variance of can be expressed as (25) To achieve -bit accuracy for the TI ADC, we want . Thus, the required value of can be expressed as
To achieve a resolution of , it is required that . In this design, is chosen, so that both the and sequences have the same period, and can be generated from the same random generator. Digital output codes from a single channel are collected to calculate the DNL and INL. Note that the LSB in Fig. 16 is normalized to 16-bit resolution. The number of registered output codes is approximately (3/4) . Before activating the calibration processor, the native DNL is LSB and the INL is LSB. After the background calibration is activated. The DNL is reduced to LSB and the INL is reduced to LSB. Fig. 17 shows the ADC's output FFT spectrum at 125 MS/s sampling rate. The input is a differential 1. 4 9.99 MHz sinusoidal signal. Before calibration, the dominant spurious tone is caused by the offset error. The signal-to-distortion-plus-noise ratio (SNDR) is 54.4 dB and the spurious-free dynamic range (SFDR) is 55.6 dB. After the calibration is activated, the SNDR is improved by 15.5 dB to 69.9 dB and the SFDR is improved by 36.3 dB to 91.9 dB. Calibration reduces the gain-mismatch tone from 85 dB to 98 dB, and reduces the offset-mismatch tone from 65 dB to 99 dB. Fig. 18 shows the ADC's measured SNDR and SFDR versus input frequencies at 125 MS/s sampling rate. The calibration can improve the SNDR by more than 10 dB and the SFDR by about 30 dB for input frequencies up to the Nyquist frequency. Fig. 19 shows the ADC's measured signal-to-noise ratio (SNR) versus input frequencies at 125 MS/s sampling rate. The input is a differential 1. 4 9.99 MHz sinusoidal signal. The SNR is calculated from the ADC's output FFT spectrum while ignoring the harmonic tones caused by A/D nonlinearity and the spurious tones caused by inter-channel offset and gain mismatches. Also shown in Fig. 19 is the calculated SNR of an ADC model which includes the effect of sampling clock jitter . Its input is where is an external noise source. Its SNR can be expressed as [12] SNR (
VI. EXPERIMENTAL RESULTS

This
By curve-fitting (27) against measured data, the root-meansquare (rms) value of is estimated to be , and the rms value of is estimated to be . Table I maximum sample rate of more than 100 MS/s and a resolution of more than 14 bits.
VII. CONCLUSION
A CMOS high-resolution high-speed TI ADC has been demonstrated. The TI A/D architecture can overcome the speed limitation imposed by the opamps and increase the ADC's overall sampling rate. However, the TI architecture also introduces A/D errors caused by the gain, offset, and sampling phase mismatches. To correct those errors requires extra hardware resources and consumes extra power. This design tried to minimize these overheads without sacrificing ADC's performance.
The TI ADC uses a single front-end SHA to avoid sampling phase mismatch. However, this SHA has to operate at full sampling speed. The precharging operation can mitigate the DC gain and unity-gain frequency requirements for the opamp. The precharging operation is to estimate the final SHA's output in advance, thus relaxing the opamp's duty in forcing the SHA to reach its final output value. This precharging procedure can be easily deployed in a TI ADC, requiring no extra time period.
This ADC uses simple digital signal processing to correct errors caused by gain and offset mismatches. For offset calibration, two additional analog random choppers are inserted at the inputs of the two A/D channels. No additional calibration procedure is required for gain correction. The information of gain mismatch is calculated directly from the calibration data obtained during the calibration of the two pipelined A/D channels. All calibration techniques incorporated in this ADC do not rely on input signal condition. opamp and for the buffers. Fig. 20 shows the resulting simplified circuit models for in precharge mode and hold mode. Capacitors and are parasitic capacitors at the opamp's input and output nodes respectively. Capacitor is the parasitic capacitor at the buffer's output node.
Both circuits in Fig. 20 Consider a conventional flip-around SHA (FA-SHA) shown in Fig. 21 . The opamp is modeled as an ideal transconductor. During hold mode, the opamp drives from 0 toward . Assuming the same and conditions as the above, then the required can be written as (30) The top plot in Fig. 22 shows the requirements for both BP-SHA and FA-SHA at different precharge error, . It is assumed that pF, pF, pF, and for a sampling rate of 125 MS/s. Following similar analysis procedures, we can find DC gain requirements for the opamps. For a BP-SHA in the precharge mode, the relationship between the buffer's open-loop DC gain, , and precharge error, , can be approximated as
In the following hold mode, the opamp needs to further drive to within . Applying (1), the required DC gain, , can be found as (32)
For a FA-SHA in the hold mode, the opamp's output needs to vary from 0 and reach , the required DC gain, , is (33)
The bottom plot in Fig. 22 shows the requirements for both BP-SHA and FA-SHA.
In practical BP-SHA designs, the minimal value of is bounded by the buffers' offsets and charge injections from switches S5 and S6 located at the buffer's outputs.
Consider only the noises of the switches. Since the final hold-mode outputs of both BP-SHA and FA-SHA are determined by the charges on the capacitors. We can expect similar noise performance for BP-SHA and FA-SHA.
